# Program your GPIO pins

Written by Ishita Gupta



# Program your GPIO pins

A guide to the user manual:)





# Say we have this LED



We can turn it on by connecting it to the ground and power pins



But what if we wanted to turn it on and offon demand? Using our computers?



# Thats when all these pins come in



# Decide which pin you want to connect to



Find its ID. The ID for this pin is PBO. This will be useful when we are telling the computer to turn this pin on.



# Now connect the LED.



# Now we have to program the computer to turn it on.

# To program the pins, we have to do two things:

# To program the pins, we have to do two things:

1. Tell the computer that we want the PBO pin to be an output pin

# To program the pins, we have to do two things:

1. Tell the computer that we want the PBO pin to be an output pin 2. Tell the computer we want PBO to be on

# This is the D1-H User manual



# It's a MASSIVE document



# It's a MASSIVE document



# Today we are using only one section



	<b>±</b>	ē	:
Confidenti	al		
ription			
onfigure Register 0			
onfigure Register 1			
ata Register	_		
lulti_Driving Register 0			
lulti_Driving Register 1			
ull Register 0			
onfigure Register 0			
ata Register			
Iulti_Driving Register 0	_		
ull Register 0			
onfigure Register 0			
onfigure Register 1			
onfigure Register 2			
ata Register			
Iulti_Driving Register 0			
1ulti_Driving Register 1			
1ulti_Driving Register 2			
ull Register 0			
ull Register 1			

# Turn to this page



	Ŧ	ē	:
Confidenti	al		
			1
ription			
onfigure Register 0			
onfigure Register 1			
ata Register			
1ulti_Driving Register 0			
Iulti_Driving Register 1			
ull Register 0			
onfigure Register 0			
ata Register			
Iulti_Driving Register 0			
ull Register 0			
onfigure Register 0			
onfigure Register 1			
onfigure Register 2			
Pata Register			
Aulti_Driving Register 0			
Aulti_Driving Register 1			
Aulti_Driving Register 2			
ull Register 0			
ull Register 1			

# Or click on this image :)



	Ŧ	ē	:
Confidenti	al		
			1
ription			
onfigure Register 0			
onfigure Register 1			
ata Register			
1ulti_Driving Register 0			
Iulti_Driving Register 1			
ull Register 0			
onfigure Register 0			
ata Register			
Iulti_Driving Register 0			
ull Register 0			
onfigure Register 0			
onfigure Register 1			
onfigure Register 2			
Pata Register			
Aulti_Driving Register 0			
Aulti_Driving Register 1			
Aulti_Driving Register 2			
ull Register 0			
ull Register 1			

Module Name	Base Address
GPIO	0x02000000

Register Name	Offset	Description
PB_CFG0	0x0030	PB Configure Register 0
PB_CFG1	0x0034	PB Configure Register 1
PB_DAT	CONTUS	BLat Register
PB_DRV0	0x0044	PB Multi_Driving Register 0
PB_DRV1	0x0048	PB Multi_Driving Register 1
PB_PULLO	0x0054	PB Pull Register 0
PC_CFG0	0x0060	PC Configure Register 0
PC_DAT	0x0070	PC Data Register
PC_DRV0	0x0074	PC Multi_Driving Register 0
PC_PULL0	0x0084	PC Pull Register 0
PD_CFG0	0x0090	PD Configure Register 0

Module Name	Base Address
GPIO	0x02000000

Register Name	Offset	Description
PB_CFG0	0x0030	PB Configure Register 0
PB_CFG1	0x0034	PB Configure Register 1
PB_DAT	<b>S</b> opreak	
PB_DRV0	0x0044	PB Multi_Driving Register 0
PB_DRV1	0x0048	PB Multi_Driving Register 1
PB_PULLO	0x0054	PB Pull Register 0
PC_CFG0	0x0060	PC Configure Register 0
PC_DAT	0x0070	PC Data Register
PC_DRV0	0x0074	PC Multi_Driving Register 0
PC_PULL0	0x0084	PC Pull Register 0
PD_CFG0	0x0090	PD Configure Register 0

Module Name	Base Address	
GPIO	0x0200000	
Register Nar	Offset	Description
PB_CFC	0x0030	PB Configure Register 0
PB_CFG1	0x0034	PB Configure Register 1
PB_DAT	0x0040	PB Data Register
PB_DRV0	0x0044	PB Multi_Driving Register 0
PB_DRV1	0x0048	PB Multi_Driving Register 1
PB_PULLO	0x0054	PB Pull Register 0
PC_CFG0	0x0060	PC Configure Register 0
PC_DAT	0x0070	PC Data Register
PC_DRV0	0x0074	PC Multi_Driving Register 0
PC_PULL0	0x0084	PC Pull Register 0
PD_CFG0	0x0090	PD Configure Register 0

### 9.7.4

### **Register List**

Module Name	Base Address	
GPIO	0x02000000	
Register Nar	Offset	Description
PB_CFC	0x0030	PB Configure Register 0
PB_CFG1	0x0034	PB Configure Register 1
PLAIS IS th	e base a	a cress for the
PP-PPV9	0x0044	PB Multi_Driving Register 0
	paule	PB Multi_Driving Register 1
PB_PULLO	0x0054	PB Pull Register 0
PC_CFG0	0x0060	PC Configure Register 0
PC_DAT	0x0070	PC Data Register
PC_DRV0	0x0074	PC Multi_Driving Register 0
PC_PULL0	0x0084	PC Pull Register 0
PD_CFG0	0x0090	PD Configure Register 0

#### 9.7.4

### **Register List**

	Module Name	Base Address	
	GPIO	0x02000000	
	Register Nap	Offset	Description
	PB_CFC	0x0030	PB Configure
	PB_CFG1	0x0034	PB Configure
	PB_DAT	0x0040	PB Data Regi
<b>If al</b>	Ithe GPIO p	inswere h	ouses
hot	heritarting	himher of	P Multi Dri
	PB_PULLO	0x0054	PB Pull Regis
	PC_CFG0	0x0060	PC Configure
	PC_DAT	0x0070	PC Data Regi
	PC_DRV0	0x0074	PC Multi_Dri
	PC_PULL0	0x0084	PC Pull Regis
	PD_CFG0	0x0090	PD Configure

### **Register 0 Register 1** ister , this would **OUSES**<sup>1</sup> ter 0 **Register 0** ster ving Register 0 ter 0 e Register 0

#### **Register List** 9.7.4

t

t

	Module Name	Base Address	
	GPIO	0x02000000	
	Register Nar	Offset	Description
	PB_CFC	0x0030	PB Configure
	PB_CFG1	0x0034	PB Configure
lt la	PB_DAT	0x0040	PB Data Reg
	<b>OKS LIKE WE</b>		<b>S</b> Multi_Dr
to t	ind the spec	itic addres	SWe
to	PB_PULLO	0x0054	PB Pull Regis
	PC_CFG0	0x0060	PC Configure
	PC_DAT	0x0070	PC Data Reg
	PC_DRV0	0x0074	PC Multi_Dri
	PC_PULL0	0x0084	PC Pull Regis
	PD_CFG0	0x0090	PD Configure

# Register 0 Register 1 lace. Lets try want to write ster 0 e Register 0 ister iving Register 0 ster 0 e Register 0

# But wait, why are we writing to addresses?

But wait, why are we writing to addresses? Recall we have to:

But wait, why are we writing to addresses? Recall we have to:

1. Tell the computer that we want the PBO pin to be an output pin 2. Tell the computer we want PBO to be on

To 'tell' the computer anything, we have to just put a message, a certain pattern of bits in the right location in the computer's memory. The datasheet is telling us all the different locations in the memory.

### Module Name GPIO This section contains information about the addresses of the PB pins in memory

Register Name	Offset	Description
PB_CFG0	0x0030	PB Configure Register 0
PB_CFG1	0x0034	PB Configure Register 1
PB_DAT	0x0040	PB Data Register
PB_DRV0	0x0044	PB Multi_Driving Register 0
PB_DRV1	0x0048	PB Multi_Driving Register 1
PB_PULLO	0x0054	PB Pull Register 0
PC_CFG0	0x0060	PC Configure Register 0
PC_DAT	0x0070	PC Data Register
PC_DRV0	0x0074	PC Multi_Driving Register 0
PC_PULL0	0x0084	PC Pull Register 0
PD_CFG0	0x0090	PD Configure Register 0

# Lets start with we step 1! 1. <u>Tell the computer that we want the PBO pin</u> <u>to be an output pin</u> 2. Tell the computer we want PBO to be on

### Module Name GPIC 1. We can use the configure register to tell the computer we want PBO to be an output

Register Name	Offset	Description	
PB_CFG0	0x0030	PB Configure Register 0	
PB_CFG1	0x0034	PB Configure Register 1	
PB_DAT	0x0040	PB Data Register	
PB_DRV0	0x0044	PB Multi_Driving Register 0	
PB_DRV1	0x0048	PB Multi_Driving Register 1	
PB_PULLO	0x0054	PB Pull Register 0	
PC_CFG0	0x0060	PC Configure Register 0	
PC_DAT	0x0070	PC Data Register	
PC_DRV0	0x0074	PC Multi_Driving Register 0	
PC_PULL0	0x0084	PC Pull Register 0	
PD_CFG0	0x0090	PD Configure Register 0	

#### 9.7.5 Register Description

#### 9.7.5.1 0x0030 PB Configure Register 0 (Default Value: 0xFFFF\_FFF)

				The 4 bit num
	Offset: 0x0030		Register Name: PB_CFG0	
	Bit	Read/Write	Default/Hex	Description
				PB7_SELECT
				PB7 Select
31:28 R/W		05	0000:Input	
	D /M		0010:LCD0-D17	
	UXF	0100:TWI3-SDA		
			0110:LCD0-D23	
			1000:CPUBIST1	
				1110:PB-EINT7

### nber 0001 signifies output

#### 0001:Output

0011:I2S2-MCLK

0101:IR-RX

0111:UART3-RX

1001:Reserved

1111:IO Disable

#### 9.7.5 Register Description

### 9.7.5.1 0x0030 PB Configure Register 0 (Default Value: 0xFFFF\_FFF)

Offset: 0x0030		place for PBQ	
Bit	Read/Write	Default/Hex	Description
			PB7_SELECT
			PB7 Select
			0000:Input
21.20	D /\A/	OVE	0010:LCD0-D17
51.20	rt/ vv	UNI	0100:TWI3-SDA
		0110:LCD0-D23	
		1000:CPUBIST1	
			1110:PB-EINT7

# We need to put this number in the right place for PBO in the configure register

#### 0001:Output

0011:I2S2-MCLK

0101:IR-RX

0111:UART3-RX

1001:Reserved

1111:IO Disable

Module Name	Base Address	
GPIO	0x02000000	
2. We can	use the da	ata reg
compute	r to turn th	atspe
Register Name	Offset	Descript on
PB_CFG0	0x0030	PB Configure
PB_CFG1	0x0034	PB Configure
PB_DAT	0x0040	PB Data Regi
PB_DRV0	0x0044	PB Multi_Dri
PB_DRV1	0x0048	PB Multi_Dri
PB_PULLO	0x0054	PB Pull Regis
PC_CFG0	0x0060	PC Configure
PC_DAT	0x0070	PC Data Regi
PC_DRV0	0x0074	PC Multi_Dri
PC_PULL0	0x0084	PC Pull Regis
PD_CFG0	0x0090	PD Configure

# gister to tell the ecific pin on

- e Register O
- e Register 1
- ister
- iving Register 0
- iving Register 1
- ter 0
- e Register 0
- ster
- ving Register 0
- ter 0
- e Register O

# Module Name GPICYOU will learn about the other registers later

Register Name	Offset	Description
PB_CFG0	0x0030	PB Configure Register 0
PB_CFG1	0x0034	PB Configure Register 1
PB_DAT	0x0040	PB Data Register
PB_DRV0	0x0044	PB Multi_Driving Register 0
PB_DRV1	0x0048	PB Multi_Driving Register 1
PB_PULL0	0x0054	PB Pull Register 0
PC_CFG0	0x0060	PC Configure Register 0
PC_DAT	0x0070	PC Data Register
PC_DRV0	0x0074	PC Multi_Driving Register 0
PC_PULL0	0x0084	PC Pull Register 0
PD_CFG0	0x0090	PD Configure Register 0

Module Name	Base Address
GPIO	0x02000000

Undernea	th are PC r	egiste
Register Name to lo	oksince w	Pedicitr
PB_CFG0		PB Configure
PB_CFG1		PB Configure
PB_DAT	0x0040	PB Data Regi
PB_DRV0	0x0044	PB Multi_Dri
PB_DRV1	0x0048	PB Multi_Dri

_		
PB_PULLO	0x0054	PB Pull Regis
PC_CFG0	0x0060	PC Configure
PC_DAT	0x0070	PC Data Regi
PC_DRV0	0x0074	PC Multi_Dri
PC_PULL0	0x0084	PC Pull Regis
PD_CFG0	0x0090	PD Configure

### ers, which we dont not choose to **Register 0** Register 1 ister ving Register 0 ving Register 1 ter 0 e Register 0 ister iving Register 0 ster 0 e Register 0

Module Name	Base Address
GPIO	0x02000000

# Similarly if we had connected to a PD pin, we could look down here, and so on.

PD_CFG0	0x0090	PD Configure
PC_PULL0	0x0084	PC Pull Regis
PC_DRV0	0x0074	PC Multi_Dri
PC_DAT	0x0070	PC Data Regi
PC_CFG0	0x0060	PC Configure
PB_PULLO	0x0054	PB Pull Regis
PB_DRV1	0x0048	PB Multi_Dri
PB_DRV0	0x0044	PB Multi_Dri
PB_DAT	0x0040	PB Data Regi
PB_CFG1	0x0034	PB Configure

- Register 1
- ster
- ving Register 0
- ving Register 1
- ter 0
- Register 0
- ster
- ving Register 0
- ter 0
- e Register 0

#### 9.7.4

### **Register List**

Module Name	Base Address	Base Address		
GPIO	0x02000000	0x0200000		
Register Name	Offset	Description		
PB_CFG0	0x0030	PB Configure Register 0		
PB_CFG1	0x0034	PB Configure Register 1		
PB_DAT	•0	PB Data Register		
PB_DRV0	044	PB Multi_Driving Register 0		
PB_DRV1	0x0048	PB Multi_Driving Register 1		
PB_PULLO	0x0054	PB Pull Register 0		
PC_CFG0	0x0060	PC Configure Register 0		
PC_DAT	0x0070	PC Data Register		
PC_DRV0	0x0074	PC Multi_Driving Register 0		
PC_PULL0	0x0084	0x0084 PC Pull Register 0		
PD_CFG0	0x0090	0x0090 PD Configure Register 0		

Module Name	Base Address	Base Address		
GPIO	0x02000000	0x02000000		
Register Name	Offset	Description		
PB_CFG0	0x0030	PB Configure Register 0		
PB_CFG1	0x0034	PB Configure Register 1		
PB_DAT	,0	0 PB Data Register		
PB_DRV0	044	PB Multi_Driving Register 0		
PB_DRV1	0x0048	PB Multi_Driving Register 1		
PB_PULLO	0x0054	PB Pull Register 0		
PC_CFG0	0x0060	0x0060 PC Configure Register 0		
PC_DAT	0x0070	0x0070 PC Data Register		
PC_DRV0	0x0074	0x0074 PC Multi_Driving Register 0		
PC_PULL0	0x0084	0x0084 PC Pull Register 0		
PD_CFG0	0x0090	0x0090 PD Configure Register 0		

#### **Register List** 9.7.4

Module Name	Base Address	Base Address				
GPIO	0x0200000					
Register Name	Offset	Description				
PB_CFG0	0x0030	PB Configure Register 0				
PB_CFG1	0x0034	PB Configure Register 1				
PB_DAT	.0	PB Data Register				
PB_DRV0	044	PB Multi_Driving Register 0				
PB_DRV1	0x0048	PB Multi_Driving Register 1				
PB_PULLO	0x0054	PB Pull Register 0				
hese are all	offsets	PC Configure Register 0				
PC_DAT	0x0070	PC Data Register				
PC_DRV0	0x0074	PC Multi_Driving Register 0				
PC_PULL0	0x0084	PC Pull Register 0				
PD_CFG0	0x0090	PD Configure Register 0				

Module Name	Base Address	
GPIO	0x02000000	
Register Name	Offset	Description
PB_CFG0	0x0030	PB Configure Register 0
PB_CFG1	0x0034	PB Configure Register 1
PB_DAT	•0	PB Data Register
PB_DRV0	044	PB Multi_Driving Register 0
PB_DRV1	0x0048	PB Multi_Driving Register 1
PB_PULLO	0x0054	PB Pull Register 0
hese are all	offsets	PC Configure Register 0
PC_DAT	0x0070	PC Data Register
PC_DRV0	0x0074	PC Multi_Driving Register 0
PC_PULL0	0x0084	PC Pull Register 0
PD_CFG0	0x0090	PD Configure Register 0

#### 9.7.4

### **Register List**

	Module Name	Base Address							
	GPIO	0x02000000							
	Register Nam	Offset	Description						
	PB_CFG0	0x0030	PB Configure Register 0						
	PB_CFG1	0x0034	PB Configure Register 1						
	PB_DAT	•0	PB Data Register						
	PB_DRV0	044	PB Multi_Driving Register 0						
	PB_DRV1	0x0048	PB Multi_Driving Register 1						
	PB_PULLO	0×0954	PB Pull Register 0						
ľ	Qu <sub>F</sub> aud the d	Set to th	E Dase au ci ess lo						
3	ccess the ac	<b>Idress</b> that	you need						
	PC_DRV0	0x0074	PC Multi_Driving Register 0						
	PC_PULL0	0x0084	PC Pull Register 0						
	PD_CFG0	0x0090	PD Configure Register 0						

Module Name	Base Address
GPIO	0x02000000

Register Name	Offset	Description					
PB_CFG0	0x0030	PB Configure Register 0					
PB_CFG1	0x0034	PB Configure Register 1					
PB_DAT	0x0040	PB Data Register					
PB_DRV0	0x0044	PB Multi_Driving Register 0					
PB_DRV1	0x0048	PB Multi_Driving Register 1					
PB_PULL0	0x0054	PB Pull Register 0					
els look al c	XZUUUUS	PC configure Register 0					
ne two conti	gure regist	ters tor the H					
PC_DRV0	0x0074	PC Multi_Driving Register 0					
PC_PULL0	0x0084	PC Pull Register 0					
PD_CFG0	0x0090	PD Configure Register 0					

# Ox2000034, or the PB group








### 0x2000034



# Here it is! Each box can store a 0 or a 1 bit



..........

..........







# Here is how the space is allocated. 4 bits for each pin.







# Here is how the space is allocated. 4 bits for each pin. This makes sense, Recall:



# Here is how the space is allocated. 4 bits for each pin. This makes sense, Recall:

#### 0x0030 PB Configure Register 0 (Default Value: 0xFFFF\_FFF)

	Register Name: PB_CFG0	
fault/Hex	Description	
	PB7_SELECT	
	PB7 Select	
	0000:Input	0001:Output
-	0010:LCD0-D17	0011:I2S2-MCLK
	0100:TWI3-SDA	0101:IR-RX
	0110:LCD0-D23	0111:UART3-RX
	1000:CPUBIST1	1001:Reserved
	1110:PB-EINT7	1111:IO Disable







# Since there are only 12 PB pins, some space is unused





# Because we want PBO to be an output, we can put that 0001 in the right place.





# Because we want PBO to be an output, we can put that 0001 in the right place.







# Here it is!







# If we had picked PB3, we would have done this

# Now we know how to do step 1! 1.<del>Tell the computer that we want the PBO pin</del> <del>to be an output pin</del> 2.Tell the computer we want PBO to be on

Lets do step 2: 1. Tell the computer that we want the PBO pin to be an output pin 2. Tell the computer we want PBO to be on

Module Name	Base Address 0x02000000				
GPIO					
2. We can	use the da	ata reg			
compute	r to turn th	atspe			
Register Name	Offset	Descript on			
PB_CFG0	0x0030	PB Configure			
PB_CFG1	0x0034	PB Configure			
PB_DAT	0x0040	PB Data Regi			
PB_DRV0	0x0044	PB Multi_Dri			
PB_DRV1	0x0048	PB Multi_Dri			
PB_PULLO	0x0054	PB Pull Regis			
PC_CFG0	0x0060	PC Configure			
PC_DAT	0x0070	PC Data Regi			
PC_DRV0	0x0074	PC Multi_Dri			
PC_PULL0	0x0084	PC Pull Regis			
PD_CFG0	0x0090	PD Configure			

# gister to tell the ecific pin on

- e Register O
- e Register 1
- ister
- iving Register 0
- iving Register 1
- ter 0
- e Register 0
- ster
- ving Register 0
- ter 0
- e Register O

Module Name	Base Address
GPIO	0x02000000

GPIO	0x02000000							
Register Name	Offset	Description						
PB_CFG0	0x0030	PB Configure Register 0						
PB_CFG1	0x0034	PB Configure Register 1						
PB_DAT	0x0040	PB Data Register						
PB_DRV0	0x0044	PB Multi_Driving Register 0						
PB_DRV1	0x0048	PB Multi_Driving Register 1						
PB_PULLO	0x0054	PB Pull Register 0						
Add the off	set to the k	base address, to go to						
the data reg	sister	PC Multi_Driving Register 0						
PC_PULL0	0x0084	PC Pull Register 0						
PD_CFG0	0x0090	PD Configure Register 0						

Module Name	Base Address
GPIO	0x02000000

GPIO	0x02000000	
Register Name	Offset	Description
PB_CFG0	0x0030	PB Configure Register 0
PB_CFG1	0x0034	PB Configure Register 1
PB_DAT	0x0040	PB Data Register
PB_DRV0	0x0044	PB Multi_Driving Register 0
PB_DRV1	0x0048	PB Multi_Driving Register 1
PB_PULLO	0x0054	PB Pull Register 0
PC_CFG0	0x0060	PC Configure Register 0
Lets go to O	x020004	Fodata Register
PC_DRV0	0x0074	PC Multi_Driving Register 0
PC_PULL0	0x0084	PC Pull Register 0
PD_CFG0	0x0090	PD Configure Register 0



# Space is allocated a bit differently here





# We only need one bit to say whether the pin needs to be on or off





# So we only use these 13 bits for the 12 PB pins






## Lets take a closer look





# One bit for each pin!





# Just add 1 to the location at PBO!





# Just add 1 to the location at PBO!



# And we are done!



Now you understand how to use the datasheet to program GPIO pins!